Abstract-In recent years, the sketch-based technique has been presented as an effective method for counting stream items on processors with limited storage and processing capabilities, such as the network processors. In this paper, we examine the implementation of a sketch-based counting algorithm on the heterogeneous multi-core Cell processor. Like the network processors, the Cell also contains on-chip special processors with limited local memories. These special processors enable parallel processing of stream items using short-vector dataparallel (SIMD) operations. We demonstrate that the inaccuracies of the estimates computed by straightforward adaptations of current sketch-based counting approaches are exacerbated by increased inaccuracies in approximating counts of low frequency items, and by the inherent space limitations of the Cell processor. To address these concerns, we implement a sketch-based counting algorithm, FCM, that is specifically adapted for the Cell processor architecture. FCM incorporates novel capabilities for improving estimation accuracy using limited space by dynamically identifying low-and high-frequency stream items, and using a variable number of hash functions per item as determined by an item's current frequency phase. We experimentally demonstrate that with similar space consumption, FCM computes better frequency estimates of both the low-and high-frequency items than a naive parallelization of an existing stream counting algorithm. Using FCM as the kernel, our parallel algorithm is able to scale the overall performance linearly as well as improve the estimate accuracy as the number of processors is increased. Thus, this work demonstrates the importance of adapting the algorithm to the specifics of the underlying architecture.
I. INTRODUCTION Recent technological advances have led to a proliferation of data streaming applications that often process large quantities of data that can potentially grow without limit at a rapid rate [1] , [19] . A key data streaming application involves determining frequency statistics of the stream items in realtime. The number of items in a stream items and the item domain size can be very large. For example, in web click streams or phone call streams, the number of possible unique items (i.e., web pages or phone numbers) could easily range in the order of hundreds of millions or even billions. Obviously, to satisfy the memory and real-time execution constraints, the input stream data can not be stored in its entirety. Therefore, the counting applications employ algorithms that strive to maximize the computational performance while minimizing the memory usage.
A well-known memory-efficient technique for counting items from data streams uses probabilistic data structures [1] , [11] , [9] , [2] , [3] , [4] such as the sketches to condense the input stream data into a summary. The results for a query can then be extracted from these condensed summaries. While the sketchbased approach reduces the space complexity of the counting process, additional modifications are necessary for improving its computational performance. A traditional approach for accelerating computational performance involves partitioning the work across multiple processing entities and executing them in parallel. Recently, such partitioning approaches have become even more practical due to wide availability of systems that use multi-core processors [7] , [6] , [12] such as the Cell processor. The Cell is a heterogeneous multi-core processor with 9 cores, one controller (PPE), and 8 co-processors (SPEs), connected to on-chip memory via high-bandwidth, low-latency interconnection fabric. The Cell's 8 co-processors (SPEs) support a short-vector data-parallel (or Single-Instruction MultipleData (SIMD)) instruction set which can be used to accelerate vector computations (unfortunately, such architectures are not ideal for algorithms with lots of conditionals). Although the Cell was initially designed as a game processor, it is being increasingly used in blade servers for developing commercial and scientific applications [16] .
Our need for a high-performance counting algorithm arose in the context of designing stream statistical tracking algorithms in the System S efforts at IBM [20] . System S is a distributed stream processing infrastructure designed to support applications that utilize different stream analysis algorithms working cooperatively on multiple source streams. The System S uses a variety of computing resources, including the Cell processor, to implement various data analytics algorithms.
In this paper, we describe the design and implementation of a parallel algorithm for counting stream items on the Cell processor using a probabilistic sketch data structure. Although our algorithm is currently implemented only on the Cell processor, its features make it applicable to a wide range of multi-core processors with similar architectures, e.g., network processors [6] , [12] . This class of the multi-core processors exhibit similar architectural traits: a heterogeneous processor with a single control processor mananging a set of specialized co-processors, each with limited local scratch memory. Parallel applications executing on such processors achieve scalability by dividing the work across multiple co-processors, where each processor is executing the same sequential program (known as the Single-Program Multiple-Data (SPMD) implementation). Our parallel counting algorithm also uses data partitioning to distribute stream ingestion and querying across multiple processors. Unfortunately, data partitioning strategy can lead to an uneven distribution of items across the processing cores. Therefore, items with even modestly high frequencies can sometimes have low frequencies on some processors. Current sketch-based counting algorithms, especially under limited memory, can not accurately estimate frequencies of low-frequency items. The errors in estimating low-frequency items can result in high aggregate errors in the final estimate. Our parallel implementation follows the SPMD programming model and uses a novel sequential counting algorithm, referred to as the Frequency-aware Counting (FCM) algorithm, as the sequential kernel. The FCM algorithm is an adaptation of the Cormode-Muthukrishnan Count-Min (CM) [5] algorithm and incorporates two novel extensions to address the lowfrequency estimation problems due to data partitioning. Our implementation on the Cell processor has been optimized to exploit Cell's architectural cand programming capabilities. We have evaluated our implementation using Zipfian and Normally distributed datasets using FCM and CM as sequential kernels. We have demonstrated that in the parallel scenario, the FCM algorithm improves the estimation quality over the CM algorithm over the entire frequency range of the input data. Our experiments illustrate that simply partitioning data across multiple processors does not lead to an improvement in estimation quality as the number of processors is increased.
This work makes the following key contributions:
• Implementation of the Parallel Algorithm on the Cell Processor: The Cell processor exhibits a number of architectural constraints that make any Cell-based parallel implementation particularly difficult: The Cell processor has only one PPE for global handling of the incoming data, though the real computational capabilities reside in the SPEs. The relative weakness of the PPE implies that one cannot perform sophisticated tricks during the partitioning of the data. Also, high-performace SPEs also imply that one must limit the amount of communication among different SPEs as far as possible to achieve the maximum scalability. The real challenge in designing a scalable parallel stream counting algorithm arises in effectively adapting a sequential counting algorithm to the Cell, since any attempt to add sophistication to the partitioning of the data between SPEs inevitably leads to more work on the PPE side and more intra-processor communcation among the SPEs. In addition, each SPE has a small local store and the SPE codes need be developed using the SIMD instruction set. Our implementation uses two efficient data partitioning strategies: block-based and hash-based distribution, that do not burden the PPE. Also, the choice of the CM algorithm as the sequential kernel was critical as it can use simple data partitioning algorithms and the core algorithm can be executed over multiple SPEs without any inter-SPE communication.
• Experimental Evaluation of Sketch-based Counting Algorithms: The sketch-based counting algorithms are suitable for SIMD processors like the Cell as most of their key operations are non-branchy and commutative in nature. Thus, these operations can be accelerated using SIMD instructions. While a wide variety of sketch-based counting algorithms (such as the CM, CCFC, and the AMS sketch [2] , [3] , [5] ) are available for adaptation, the relative experimental effectiveness of different algorithms is quite unknown. To the best of our knowledge, this work is the first to independently evaluate different sketchbased algorithms experimentally, and demonstrate that the CM sketch is actually superior to other algorithms from both the accuracy and space consumption. While this was necessary for the purpose of our choice of implementation, we note that this is an independent contribution which is likely to be useful to those interested in exploring sketch-based techniques for different stream counting applications.
• Adaptation for Low-Frequency Items: We have adapted the CM algorithm to address the inaccuracies caused by the low-frequency items in the parallel algorithm. We have implemented the adapted algorithm, FCM, on the SPEs of the Cell processor. FCM extends the CM algorithm in two aspects: First, it uses an additional space-conserving data structure to dynamically capture the relative frequency phase of items from an incoming data stream. Second, the FCM uses a variable number of hash functions for each item as per its current frequency phase (i.e., "high" or "low"). Our implementation has validated several key advantages of the CM algorithm that makes it suitable for the Cell processor. Its limited space consumption allows us to store the sketches in the small local scratch memories of the Cell SPEs and many of its key computations, e.g., hash value computations or computing the minimum values, can be easily accelerated using Cell's SIMD instruction set.
This paper is organized as follows. In Section II, we present an overview of the Cell processor. Section III examines a number of issues in parallelizing the sketch-based counting algorithms and discusses our proposed parallel algorithm. Section IV presents an experimental evaluation of three sketch- based stream counting algorithms. Section V discusses FCM, our adaptation of the CM counting algorithm. Section VI presents details of our implementation of the parallel algorithm on the Cell processor. Section VII presents the experimental evaluation results. We discuss related work in Section VIII. The conclusions are summarized in Section IX.
II. OVERVIEW OF THE CELL PROCESSOR
The Cell processor is designed primarily for compute-and data-intensive streaming applications. It is a 64-bit single-chip heterogeneous multiprocessor with nine processing cores: one general-purpose processor, called the PPE and eight special purpose co-processors, called the SPEs. Both the PPE and the SPEs run at the same clock frequency. These processors are connected via a high-bandwidth internal bus and can access the shared, coherent main memory (Figure 1 ). The PPE is a PowerPC-based RISC core and runs the operating system to manage system resources of the entire multiprocessor. It has 32 KB instruction and data L1 caches, and a 512 KB integrated L2 cache. The PPE can support 2 simultaneous hardware threads. Each SPE is also a 64-bit RISC core natively supporting a short-vector 128-bit single-instruction multipledata (SIMD) instruction set. The Cell SPE is a dual-issue, statically scheduled SIMD processor. Each SPE holds a 128-entry 128-bit register file to execute these SIMD instructions. The SPE SIMD instruction set can support multi-way (2,4,8, and 16) data parallelism. The SPE control unit can issue 2 instructions per cycle, in-order. Instead of caches, each SPE has a 256 KB private local store which is used to hold both instructions and data. The SPE load and store instructions manage the data transfer between the register file and the local store. Each SPE has dedicated single-precision floating point and integer vector units. Although designed primarily as a SIMD processor, the SPE can also execute scalar computations. However, as the SPEs lack branch prediction hardware, execution of scalar SPE code with conditionals is not optimal. Finally, there is no virtual-memory support on the SPEs and the only way to access the main memory from the SPEs is via explicit asynchronous direct memory access (DMA) commands. The DMA is also used for communicating among different SPE local stores [14] . The PPE and SPEs have different instruction-set architectures (ISAs) and the Cell compiler automatically generates the appropriately optimized native code. The Cell's multi-core architecture can be exploited via a variety of parallel programming models [7] . A Pthreads like task-parallel programming model enables a host program executing on the PPE to spawn multiple threads which can execute different programs on different SPEs. Each SPE program can then use the SIMD instructions to exploit Cell's data parallel facilities. The SPE code performance can be further improved by using instruction-level parallelism via SPE's dual execution pipes. The Cell also supports a shared-memory programming model where multiple SPEs can share data from their local stores using DMAs over a distributed shared address space. Other supported programming models include function offloading and computation acceleration models [7] . Although the PPE is a 2-way SMT (simultaneous multithreading) architecture, its small memory subsystem (32 KB L1 and 512 KB L2 caches) makes it substantially weaker processor. The PPE also acts as a controller for the SPE applications and assists in virtual memory management of the entire processor. In practice, to exploit the capabilities of the Cell processors, the programs should be designed such that they use the PPE only for coordinating purposes, not for heavy-duty computations.
Cell's architectural and programming features generate unique constraints on the design and implementation of any application. An ideal Cell application should be easily partitionable into components that can run on the PPE and the SPEs, with the PPE component executing the lightweight coordination functions. As there is no virtual-memory support, the SPE code should have a smaller memory footprint and should execute structured computations which could be easily vectorized using the short-vector SIMD instruction set, with as few branches as possible. Further, as there is no support for code overlays, the SPE binary code should be small enough to fit the local store. The Cell architecture has very high intra-SPE and I/O bandwidths, and is suited for applications that process high-bandwidth data. Fortunately, the stream counting application satisfies most of these constraints.
III. PARALLEL STREAM PROCESSING
Sketch-based probabilistic counting algorithms can be evaluated using three criteria: (1) Quality of results, (2) Space utilization, and (3) Time to store and query the stream datasets. The key goals of parallelizing such algorithms are to improve both the result quality, and times for stream ingestion and processing, while maintaining the space utilization. In any skech-based sequential algorithm, the most expensive operations are the update and querying of the sketch data structure as it is updated for every item in the stream. To achieve scalability, any parallel algorithm should try to acccelerate these operations.
While devising a parallel algorithm, we assume an abstract parallel machine consisting of p processing units sharing the main memory. In addition, each processing unit has private local memory. These processors can communicate either using shared data structures or via explicit messages. This abstract model captures the architecture of most current multi-core processors designed for stream data processing (such as the Cell [7] and the Network processors [6] , [12] ). Thus, our algorithm can be implemented on a wide variety of available software and hardware platforms.
As the sketch-based counting problem is commutative in nature, it can be easily parallelized in the SPMD model (i.e., each processor executes the same program) using two approaches. The first approach would partition a sketch data structure across multiple processors. Each processor reads the entire stream and uses a sequential counting algorithm to update its local sketch for every item. At the query time, for an input item, each processor uses it local sketch to compute its local estimate. These local estimates would then be processed to compute the final result. Alternatively, each processor reads disjoint parts of the input stream and updates local sketches only for those items read by the processor. At the query time, all processors compute its local estimates which are then get aggregated to compute the final result. The first approach is clearly not scalable as it replicates work across participating processors, both during ingestion and quering phases. Hence, we use the second approach for developing our parallel algorithm. Figure III illustrates our parallel stream processing strategy.
The performance of the parallel algorithm depends on: (1) Stream data partitioning strategies and (2) The sequential algorithm. The data partitioning strategies divide the work across multiple processors by distributing the stream data. The data partitioning modifies statistical characteristics of the input data stream. As a consequence, a frequent stream item may appear as a low frequency item to some processors. This can lead to increased errors in computing per-processor local counts, in particular, when using limited memory. As the final result is computed by adding local counts, the data partitioning strategies also affect the extent of the error in the final result. Our algorithm uses two approaches for partitioning input streams:
• Hash-based partitioning: This approach uses a valuebased partitioning strategy in which the coordinating processor hashes the input stream values into p buckets. The buckets are then distributed over different processor groups (e.g., 8 processors can be partitioned as 4 processor groups, each containing 2 processors, or 8 processor groups, each with an individual processor). Each processor within a processor group reads disjoint sections of a bucket and populates its local sketch. During the querying phase, a coordinating processor hashes the query item into a bucket. Only those processors that are associated with this bucket are queried. This valuebased partitioning may lead to unequal distribution of data across the processor groups which can cause load imbalance. This is generally not an issue when the number of processor groups is small (Section VII). In contrast, this method of partitioning groups together all occurrences of items with a particular value. Thus, the relative frequency of items observed by a processor group is higher than in the input stream. Also, in general, the complexity of hashing may be non-trivial and in case of the Cell processor, may burden the PPE.
• Block-based partitioning: In this method, no preprocessing is performed on the input stream. As the stream is read by a coordinating processor, it is divided into equal disjoint chunks. Each chunk is sent to a processor in a round-robin fashion. Unlike the hashbased partitioning, block-based partitioning distributes work equally among the processors. Also, the coordinator needs to do less work as there is no need to compute hash values per item in the input stream. However, unlike hash-based partitioning, all processors are queried for each query. When the coordinating processor sums up the estimates from each unit, it also sums up the error returned by each unit. Hence the final error bound of this method is p times the error of a single processor, where p is the total number of processors. In case of hash-based partitioning, the final error bound is p times the error of a single processor, where p is the number of processors in the processor group. The next Section addresses the issue of selecting the sequential counting kernel.
IV. SELECTING THE SEQUENTIAL COUNTING KERNEL As our target multi-core processors have limited per-core memory (e.g., 256 KB for the Cell, 32 KB for the Intel IXP2800), it is necessary to select a sequential counting algorithm with the lowest space consumption. In spite of the wide variety of algorithms available, the literature on the relative experimental behavior of the different algorithms is relatively sparse. Therefore, our first step was to examine the different sketch-based algorithms for their suitability for adaptation to the Cell processor. Aside from the algorithmic structure of the particular method, one of our concerns was the raw effectiveness of the different methods in terms of their tradeoffs between accuracy and space requirements. For selecting the sequential counting kernel, we evaluated three well-known counting algorithms: AMS [2] , Count Sketch (CCFC) [3] , and Count-Min (CM) [5] . All of these algorithms use some form of the probabilistic sketch data structure which gets updated using random values generated via multiple hash functions. However, they differ in the number of hash functions used, the size of the sketch and the way the sketch is updated (see Section VIII for more detailed comparison).
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wd Table I presents an analytical comparison of the total space usage, the number of hash functions used, and the hash function ranges, between the AMS, CCFC, and CM algorithms. For comparison purposes, we use a pair of userspecified parameters, error bound, , and probability bound, δ. For the CCFC and AMS algorithms, the error is within a factor of with the probability of 1 − δ, and for the CM algorithm, the error is within a factor of times the L1-norm of the sketch with the probability of 1 − δ. As Table I illustrates, for a given and δ, for CM and CCFC algorithms, the space utilization is determined by the number of hash functions and the hash function range. Among the three algorithms, the CM algorithm is the most space-efficient and the space complexity of the other two algorithms is worse by an order of magnitude.
To experimentally compare these algorithms, we analyzed the implementations of these three algorithms from the Mass-DAL Public Codebank 1 against 16 MB (4M Integers) of Zipf (λ = 1.1) and Normal (σ = 20) data. We ran a point query using = 0.1 and δ = 0.001, to compute the frequency of a stream item against every member of the dataset and compared the results computed by the algorithms with the actual frequency. Figures 3 and 4 illustrate the results for the Normal (σ = 20) and Zipf (λ = 1.1) datasets. The X-axis represents the input data set sorted using the actual frequency and Y-axis represents the frequency calculated by various algorithms.
As these Figures illustrate, for both datasets, for the entire frequency range, the CCFC algorithm computes the best approximations while the AMS algorithm performs the worst. The quality of approximation by the CM algorithm improves as the item frequency increases. However, the CCFC algorithm requires far more space (log n δ 8 2 ) than the CM algorithm (log 1 δ e ) and its space consumption increases quadratically (O( 1 2 )) as the error parameter is reduced. In our experiments, the CM sketch required only 1536 bytes whereas the CCFC sketch used 51816 bytes and the AMS sketch used 83816 bytes. Furthermore, the CCFC performance degraded substantially when run with space comparable to the CM 1 www.cs.rutgers.edu/∼muthu/massdal.html. algorithm (for the Normal (σ = 20) data, the average error per unique items increased from 0 to 30693, and for the Zipf (λ = 1.1) data, from 150 to 7100). Among the three algorithms, the CM algorithm provides the best accuracy while consuming the lowest space and its space consumption increases linearly as the error parameter is reduced (unlike CCFC, where the space consumption increased quadratically). Therefore, we decided to use the CM algorithm as the basis of our sequential kernel. Figures 4 and 3 illustrate that the accuracy of estimates computed by the CM algorithm decreases for the low-frequency items. Thus, even with the CM algorithm, our inability to full control the distribution of items to different processors can exacerbate the errors caused by uneven distribution of items across processors. To alleviate this problem, we make some adaptations to the CM algorithm which makes the behavior of the algorithm more frequency-aware. An important part of the reason that we have to modify the underlying sequential kernel is that the weak PPE on the Cell Processor limits our ability to add too much sophistication in the global distribution phase. Therefore, more intelligence needs to be added to the algorithms used on the SPEs.
Given an error bound and a probability bound δ, FCM uses the same sized sketch data structure as the CM algorithm. The FCM sketch is a set of d uniform pairwise independent hash functions, each with the range w ( Figure 5) . We use the universal hash functions for computing hash values (i.e., hash(x)= (a·x+b)mod(P ), where a and b are constants and P must be a prime number, such as 2 31 − 1). In contrast to CM, the FCM sketch uses variable number of hash functions for an item based on its current frequency phase. An item, when deemed as a high-frequency item, uses fewer hash functions than a low-frequency item. To reduce the number of collisions further, a subset of the d hash functions is updated per item. The subset is chosen as a hash value of the item using two additional hash functions: first one is used to compute an initial offset into the d rows and the other computes a gap between consecutive hash tables, and the subset is chosen in a roundrobin fashion. This approach differs from the CM sketch where every item updates all rows of the sketch beginning with the first row. For example, Figure 5 illustrates the ingestion of a high-frequency item i h and a low-frequency item i l into the FCM sketch. Both i h and i l have different initial offsets and gaps. The low-frequency item i l uses more hash functions (6) than the item high-frequency i h (3). Even with these schemes, there may be a collision between the two items, as illustrated in Figure 5 . 
A. Misra-Gries Frequency Counter
As the frequency of a stream item can dynamically change over time, FCM determines the frequency phase (i.e., high or low) of a stream item over the section of the stream processed so far. For dynamically detecting relative frequency phase of a stream item, we employ a space-efficient counter based on the Misra-Gries (MG) algorithm [18] . The MG algorithm approximates the set of k heavy hitter items from an online stream using k · log(k) space. At any point in the stream, the algorithm tracks those items whose frequency is more than 1/k for some constant k, and returns an over-approximation of the set of items that satisfies this condition.
In our implementation, we use a list of < item, count > pairs, called the MG counter, to keep track of counts of unique items ( Figure 6 ). The input stream is divided into windows of size k. When an item is being processed, we first check if it is in the counter. If the item is in the list, its count is incremented. Otherwise, a new entry is inserted with an initial count depending on the index i of the window being read. After i · k items have been processed, that is, after the i th window, any item with count less than (i + 1) has frequency less than 1/k and so is deleted from the list. While processing the (i + 1) th window, if a new entry is observed then its initial count is set at i, which is the maximum number of occurrences of the item, after which it could have been deleted from the list. This initial count ensures that an entry whose frequency is greater than 1/k is not missed. FCM classifies an item as an high-frequency item if it is present in the MG counter. This classification is then used to differentially fill in the FCM sketch. We also use an initial count value as a threshold for preventing items from early sections of the stream being mislabelled as high-frequency items. Figure 7 presents the FCM algorithm for processing a query to compute frequency of an item i (a point query). Given an item i, we first check if i is present in the MG counter (Step I1). If the item is in the counter, we treat it as an high frequency item and choose a fraction, d h , of the d hash tables to fill in. Otherwise, if the item is not in the counter we choose a larger fraction,
B. Sketch Updating and Querying
, of the d hash tables to fill in (Step I2a). We use the value of the item to be inserted for computing the offset and gap (Step I2b). These values are computed using uniform and pairwise independent hash functions, each with range [1...d]. Given an item, we first calculate its offset and gap, and in a round robin fashion, identify d h or d l hash tables to fill in. To minimize selfcollisions during the round-robin updating of the hash tables, we choose a prime value for d. For each chosen hash table, the item is hashed into a bucket i, 0 < i < w, and the count in the bucket is incremented by 1 (Step I3).
Once the data stream has been analyzed and a sketch has been constructed, we can query the sketch to answer point query estimates. Given a query item q, using the same hash functions, we compute its offset and gap, and using the same round robin fashion, d h hash tables are chosen from the computed offset (Step Q1). For each hash table, the appropriate bucket i is selected using the corresponding hash function employed during ingestion. The value in the bucket i is then returned as an estimate of the count of the item. Among the d h counts obtained, we return the minimum value as the final count estimate for the item q from the sketch (Step Q2). This approach differs from the CM sketch where the final result is computed as the minimum of d counts without using any offset or gap. The choice of d h prevents estimates for highfrequency items from being under-estimated due to collisions with low-frequency items. Further, as for every ingested item, at least d h hash tables are used, one would never get a zero count for an inserted item.
As results from Section VII demonstrate, the FCM adaptation consistently computes more accurate estimates than CM. In the context of parallel stream counting, a key advantage of the FCM algorithm is its ability to control the collisions between high-and low-frequency items in the sketch by changing the values of d h and d l . Such fine tuning is not possible with straightforward adaptations of the CM algorithm.
VI. DETAILS OF THE CELL IMPLEMENTATION
Our implementation of the parallel counting algorithm uses the master-slave approach using the Cell's task-parallel programming model. This approach also used for programming network processors [6] , [12] . Our implementation divides the work between the PPE-and SPE-based components. All SPEs executed the same code in the SPMD fashion. The sequential PPE code acts as the coordinating processors. It loads the SPE code into individual local stores and then invokes the sequential FCM kernels on one or more SPEs. The PPE code reads the stream data and partitions it using either blockor hash-based partitioning schemes. At the query processing time, the PPE propagates the query to the participating SPEs, collects the results from these SPEs and returns the final result.
Each participating SPE code executes the core FCM counting kernel. The SPE kernel first initializes key data structures, e.g., the FCM Sketch, and the data buffers in the local store. All locally allocated memory is 128-byte aligned. Once initialized, each SPE instance fetches its portion of the stream data via DMA from the main memory. As a single DMA can fetch only 16 KB of data at every invocation, the core ingestion algorithm (Figure 7 :I1-I3) had to be strip-mined (the main loop partitioned into 2 nested loops). Further, the DMA memory accesses use the double-buffering approach (i.e., issue two asychronous DMA requests and work with the one that completes first) to hide the memory latencies. The SPE implementation of the FCM uses the native 128-bit SIMD instruction set to accelerate a variety of key computational functions. The FCM algorithm, for every item, computes d+2 hash values. Hence, the most critical function in the SPE code is the calculation of the hash value. Specifically the computations of the universal hash function (i.e., hash(x)=(a.x + b)mod(P ), where P is a prime number) was implemented using the SPE SIMD instrisics. Although, the input data was represented as 32-bit integers, we used 64-bit double-precision floating point representation while computing the hash values. The hash-value computation used SIMDized implementation of the double-precision modulo function. Since the SIMD instructions use 128-bit registers, we could compute hashvalues of two items simultaneously. Figure 8 presents a code fragment that uses SIMD instructions to compute the hash values for two integer items x and y. To prevent overflow problems, we used double-precision numbers to store the results. For these items, the function hash31 spe() returns the corresponding positions in the range [1. .number] as doubles. The function uses a variety of SPE SIMD intrinsic functions on a special 128-bit data type, vector. The spu splats() intrinsic function populates all cells of a typed vector with the same specified value. For example, in line 4, the vector aV stores two 64-bit double precision numbers of value a. Lines 6 and 7 insert the items x and y into the vector xv at positions 0 and 1, respectively. Line 10 performs the multiply-and-add computation, a.z +b, on the two items x and y using 3 double vectors and using a single SPE intrinsic spu madd() and stores result in the result vector. Lines 11 and 12 perform the modulo operations on the two vectors. Finally, line 13 returns result vector. Lines 14 and 15 extract the appropriate values and assign them to the corresponding integer variables. Note that the SIMD intrinsic functions, in every invocation, perform the same operation on more than one item (in this case, 2 doubles).
We also used the SIMD instructions to implement other operations in the ingestion phase. The Cell SPE has 2 execution pipes and can process two instructions simultaneously and improve the cycles per instruction count (CPI). However, to effectively exploit the dual-issue features, we had to extensively unroll the SPE code. During the querying phase, the PPE multicasted a point query to the participating SPEs. The SPEs accessed their local data structures to compute local counts, and sent them back to the PPE. Hence, our parallel counting algorithm did not require any inter-SPE communication during stream ingestion or querying.
While implementing the parallel algorithm on the Cell was relatively straight-forward, optimizing the per-SPE code was non-trivial. Our performance analysis showed that performance of the overall parallel algorithm was affected not by the DMA costs or by the cost of data partitioning on the PPE, but by the SPE computations. The SPE implementation of the FCM algorithm had two keys performance issues, both caused by the use of double-precision arithmatic. First issue was the performance of the hash function, specifically, the cost of the modulo function. We addressed the problem by using an optimized implementation of the modulo function which does not use the floating point division. The second was related to the cost of scalar convertion of a float to an integer (note that the FCM algorithm used 2 hash functions to compute the offset and gap into the FCM sketch. While the hash values are double-precision floats, the offset and gaps are integers.) This conversion causes excessive memory stalls that affects the overall performance. We addressed this issue by improving the dual-issue rate via instruction-level parallelism by further unrolling the inner loop (i.e., operations on the 16 KB data).
VII. EXPERIMENTAL EVALUATION
We have evaluated the parallel counting algorithm on the Cell using two sketch-based counting kernels: FCM and CM. We evaluated the implementations using a stream of 4M integer items with Zipf (λ = 1.1, 1.5) and Normal (σ = Fig. 9 . Quality of estimating a Normal (σ = 20) input data using 8 SPEs via block-based data partitioning over 4M items.
10, 20) distributions under the error bound = 0.087, and the probability bound δ = 0.0002. Based on these parameters, for both the CM and FCM algorithms, we used a sketch with 17 hash functions (i.e., d = 17) with the range of 31 (i.e., w = 31). We used the same universal hash functions for updating the FCM and CM sketches. For these experiments, d h was set to 2 The FCM algorithm also used a MG frequency counter with the stream window size k = 8 (corresponding number of entries in the MG frequency counter was klogk = 24). Note that the additional space required by the MG frequency counter was substantially less than the CM or FCM sketch. For the FCM algorithm, the per SPE memory consumption was around 110 KB (note that, depending on the size of the binary code, the SPE local store allows only upto 115 KB of user space), which included the space of two data buffers, the sketch, and the frequency counter, etc. The CM algorithm consumed slightly less SPE local space as it did not use the MG frequency counter.
We ran our experiments on a 2.1 GHz Cell-based blade with a single Cell Broadband Engine(BE) Processor, with a single PPE and 8 SPEs. We scaled the number of SPEs from 1 and 8, and partitioned the data using block-based partitioning with 16 KB blocks and hash-based partitioning over 8 processor groups (each processor group had a single member). For the hash-based partitioning, we used the last three bits of the item value as the function for partitioning the input data set into 8 buckets. Each bucket was then assigned to a SPE. For evaluation purposes, we use normalized error per unique items computed over a window of 1024 items.
Figures 9, 10, 11, and 12 illustrate the estimates for the Normal and Zipf datasets using the parallel algorithm over 8 SPEs. Each experiment is run using the CM and FCM algorithms with the block-based and hash-based data partitioning. As these graphs demonstrate, in most cases, the Fig. 10 . Quality of estimating a Zipf (λ = 1.1) input data using 8 SPEs via block-based data partitioning over 4M items. Fig. 11 . Quality of estimating a Zipf (λ = 1.1) input data using 8 SPEs via hash-based data partitioning. The normalized estimation error was reduced from 2.13 (for CM) to 1.13 (for FCM).
FCM algorithm substantially improves the estimation quality over the CM algorithm for the entire frequency range. The exception being the low-tailed Normal (σ = 10, 20) datasets (Figure 12) , where FCM and CM estimates are very accurate due to fewer collisions among low-and high-frequency items. A key point to note is that both CM and FCM algorithms are using the same space for storing their sketches. Therefore, the improvement is mainly due to FCM's better estimation of low-frequency items. The reduced number of collisions among high-and low-frequency items in the FCM algorithm also improves the estimates of high-frequency items.
Further, for both FCM and CM algorithms, the overall quality of estimation improves when the stream data is partitioned using the hash-based partitioning scheme. There are two reasons for this improvement. First, when the stream data is partitioned using a hash-based partitioning scheme, all occurrences of a particular value are grouped together. Thus Comparison of estimation quality for Zipf and Normal data distributions using block-and hash-based data partitioning. Note the logarithmic Y-axis. Errors in estimating the Normal datasets using hash-based data partitioning too small for representation.
the relative frequency of the items observed by a processor group increases. As the CM and FCM algorithms both provide good estimation of high-frequency items, the per-processor estimates improve substantially (This effect was particularly prominent for the Normal datasets as displayed in Figure 12) . Second, as the data is partitioned only across a subset of processors, the error in the final estimate is bound by the number of processors in the processor group (in our experiment, one processor). The combination of improved local estimates and aggregation over a smaller number of processors leads to substantial improvement in the final estimate. Figures 13  and 14 compare the frequency estimation for the hash-based data partitioning while using the FCM algorithm on 1 SPE and 8 SPEs. In both cases, the frequency estimation improves substantially as the number of SPEs is increased to 8. These results further demonstrate the benefits of using hash-based data partitioning for our parallel algorithm.
To further examine the effect of hash-based partitioning on the estimation errors, we measured the normalized estimation error for both block-and hash-based partitioning for both Zipf and Normal datasets while scaling the number of SPEs from 1 to 8 (Figures 15 and 16 ). As Figure 15 illustrates, for the block-based partitioning, the normalized estimation error does not decrease as the number of SPEs is scaled up from 1 to 8. In fact, in one case, the error increases as the number of SPEs is increased. On the contrary, while using hash-based partitioning (Figure 16 ), the normalized error decreases significantly as the number of SPEs is increased (for the Normal dataset, after 2 SPEs, the error is too small to be represented on the graph.). Unlike the hash-based partitioning, the block-based partitioning does not group together items of the same value. Hence, the quality of local estimate is not as high as that for the high-frequency items (i.e., local errors are high). Also, the final result is calculated via aggregating local results over all SPEs in the system. Therefore, the local errors get accumulated, resulting in a significant degradation in estimation quality.
Finally, Figure 17 illustrates the scalability of the parallel algorithm under different runtime configurations. We use the execution time of the algorithm for ingesting 16 MB data stream on a single SPE as a baseline and compute the relative performance for 2, 4, and 8 SPEs. As shown in Figure 17 , in all cases, the parallel algorithm demonstrates linear scalability as the number of SPEs was increased. The hash-based data partitioning has very similar performance to the block-based data partitioning. In both cases, the cost of processing a point query was insignificant. We also did not find any significant performance overheads due to the additional PPE-side processing or unbalanced data partitioning across the SPEs.
The results presented in this section conclusively demonstrate that FCM's key feature, namely, the frequency-aware sketch processing using the Misra-Gries Counter, improved the estimation quality over the CM algorithm for the entire frequency range under similar space utilization by reducing the collisions between high-and low-frequency items during stream ingestion. In addition, FCM's use of a certain subset (d h , Figure 7 ) of hash tables for querying prevented the underestimation of high-frequency items. While our parallel algorithm achieved linear scalability under both hash-and blockbased partitioning, these results also illustrate that simply partitioning data across multiple processors does not lead to an improvement in estimation quality as the number of processors is increased. To achieve performance scalability and estimation improvement, one needs to use hash-based data partitioning. Hash-based partitioning improved local count estimates and reduced the error in computing the final estimate.
It is important to note that even under hash-based partitioning, the FCM algorithm computed far better estimates then the CM algorithm. One possible reason is that we had to use very simple hash functions so as to avoid overloading of the PPE. In general, it is difficult to identify a hash function that is computationally simple and preserves the statistical characteristics of the original data even when the data is distributed. Our experiments with hash-based partitioning also used the processor groups of size 1. When the number of processors is large (e.g., 64), the hash-based partitioning would use nonsingular processor groups, and within each processor group, the data could be again partitioned in a block-based manner. In such cases, the issues related to collisions between highand low-frequency become prevelant again. Hence, the FCM algorithm would be more effective than the CM algorithm even under hash-based data partitioning.
VIII. RELATED WORK
The problem of synopsis construction has always been considered an important one in the context of data streams. A broad overview of synopsis construction methods in data streams may be found in [10] .
The sketch based method was first proposed in [2] as an application of random projection techniques for space-efficient determination of aggregate characteristics of the stream such as frequency moments and frequent items. The broad idea of the original sketch technique is that a stream can be viewed as a very high dimensional vector whose dimensionality is determined by the number of items in the stream, and a random projection [13] of this stream can be used to determine aggregate functions of the frequencies of the individual items. A pseudo-random number generator is used to dynamically generate the components of the random projection vector rather than explicitly storing them [2] . The sketch based method is particularly useful for the space-constrained scenario (such as a cell processor) since its space-requirements are logarithmic in terms of the number of distinct items in the data stream. Subsequently a variety of other sketch based methods were proposed which vary from the random projection idea for sketch computation. These include hash-based structures such as that proposed in [3] (Count Sketch), and the countmin sketch [4] . Some the sketch based structures such as the count-min sketch [4] , [5] are particularly suited to tracking frequent items in the streams, whereas others such as random projection based sketches [2] are more suited to aggregate computations such as determining the frequency moments. However, both sketch based structures are generally better suited to estimating the behavior of items with high frequency, and are not particularly well suited to lower frequency items or determining the number of distinct elements.
The MG counter approach is similar to the Sticky Sampling and Lossy Counting algorithms proposed by Manku and Motwani [15] . However, their aim was to detect items whose true frequencies exceed a certain threshold. In contrast, we are interested in determining the current relative frequency phase of an item. Further, the space complexity of the MankuMotwani algorithms is worse than that of the MG counter. Estan and Varghese [8] propose a counter-based scheme to detect top-k heavy hitters (elephants) based on a threshold value. The Estan and Varghese algorithm neglects low-frequency items (mice); FCM's key goal is to detect and correctly estimate low-frequency items. They uses a conservative update method to increment multiple counters to avoid false positions and negatives. This approach is not applicable when a single counter is used (as in the case of the FCM algorithm). The space complexity of their scheme is also significantly larger. The Stream-Summary data structure proposed by Metwally et al [17] uses steps similar to those used for updating the MG counter. However, its space complexity is a function of user-defined error and the range of the input data, which is significantly larger than our MG counter. The Count Sketch [3] algorithm first proposed the idea of varying the number of counters updated per item as a way for reducing collisions between high-and low-frequency items. Unlike our proposal, this idea does not use an item's current frequency state (i.e., high-or low-frequency) to determine the number counters to be updated.
IX. CONCLUSIONS AND FUTURE WORK
In this paper, we investigated the problem of counting items from data streams using the modern heterogeneous multi-core Cell processor. We proposed a new sketch-based counting algorithm, FCM, which improves over competitive algorithms by improving estimates of low-frequency items using similar space utilization. FCM updates the sketch data structure using different number of hash tables for low-and high-frequency items. We used the FCM algorithm as the kernel in our implementation of a parallel counting algorithm on the Cell processor. The experimental results demonstrate that in the FCM kernel provides better quality estimates over the CM algorithm both for the high-and low-frequency items. Further, our parallel algorithm improves both performance and quality as the number of processors is scaled up. Although the FCM algorithm is evaluated using the Cell processor, it can be implemented on similar multi-core processors [6] , [12] or using software libraries like Pthreads.
